Abstract -We present simulation and experimental results proving the feasibility of a novel concept to increase efficiency of CdTe based solar cells. In order to achieve $0.50/W price in CdTe based modules, higher efficiencies need to be attained. The high defect density due to lattice-mismatch between CdS and CdTe reduces lifetime, voltage, and efficiency of the cells. We propose the use of a graded composition structure and a patterned substrate to reduce defects, increase lifetime, and efficiency of the cells. Innovative simulations using high-fidelity molecular dynamics predict that defect-free films are possible if the CdTe film is graded with Zn and is constructed as nano-islands with sizes below 90 nm. Both graded structure and nano-islands reduce the lattice-mismatch stresses. Also, the graded composition creates a back surface field and an enhanced ohmic contact. We have attempted to grow ZnTe and CdTe films on CdS substrates using a template of micro and nano-islands. Selective growths on patterned substrates have shown fewer grain boundaries when the island size decreases below 300 nm. Also, larger grain sizes were obtained using a CdTe/ZnTe stack when compared to a single layer CdTe. The simulation and experimental results demonstrate for the first time the ability to use nanopatterned substrates to enhance uniformity in thin film solar cells.
I. INTRODUCTION
CdTe thin film solar cells have the lowest module cost in the market (~ 75¢), making them the most desirable thin film technology. However, laboratory cell efficiencies of CdTe based solar cells have not improved significantly for the last 17 years. In order to achieve the $0.50/W PV module target price set by the United States Sunshot initiative [1], the solar conversion efficiency in CdTe commercial modules must increase from the current 12-13% to 20%. Low efficiencies are attributed to the low minority carrier lifetime caused by the high defect density that results from the lattice-mismatch between CdS and CdTe [ 2 ] . These defects trap carriers, reducing the voltage, fill-factor (FF), and efficiency of CdTe PV modules. Up to 4% of the losses can be attributed to low voltage and low FF, which is directly related to defects [3] .
However, current efforts pursue the passivation of defects rather than their elimination.
To further examine effects of defects in solar cells, assuming that current is controlled by space-charge recombination, the open circuit voltage (V oc ) is given by Sites as [4] : 
where V r is the recombination velocity, E g = 1.5 eV is the bandgap for CdTe, N v = 1.8×10 19 cm -3 is the effective density of valence band states, p ≈ 10 15 cm -3 is the number of holes, and J L = 26 mA/cm 2 is the current density under illumination. To achieve V oc = 1.0 V, a recombination velocity of V r = 10 4 cm/s is required. This recombination velocity is two orders of magnitude lower than that in existing record devices. Therefore, the defect density in existing devices must be reduced by two orders of magnitude in order to meet the desired V oc level for an optimized CdTe cell.
Many defect reducing technologies have been developed in the last few decades for heterostructural systems, including graded buffer layers, lateral epitaxial overgrowth, strainedlayer epitaxy, and nanoheteroepitaxy. Although these technologies have been successfully implemented in various material systems, they have not been exploited for thin-film solar cells. The main impediments have been the spatial and morphological non-uniformity of crystal grains in polycrystalline thin films and the lack of versatile deposition equipment.
This paper presents the technology and benefits of implementing nanoscale crystal growth and compositional grading Zn x Cd 1-x Te on CdS to dramatically reduce defects and improve efficiency. Varying the composition of Zn x Cd 1-x Te causes favorable variation in the lattice parameter and bandgap. When combined with nanoscale crystal growth, increasing Zn content improves the lattice matching between ZnCdTe and CdS to within range of pseudomorphic growth in what is described as nanoheteroepitaxy [ 5 ] . Moreover, a graded bandgap creates an internal built-in field, which enhances the collection of minority carriers [ 6 ] , reduces recombination [ 7 ] , and leads to higher efficiencies by localizing absorption [8] .
Concomitant with experiments, state-of-the-art molecular dynamics (MD) simulations of the strained nanoscale crystal growth were performed using novel bond-order potentials [9] . Analogous to critical thickness in strained epitaxy, MD simulations predict a critical patterning size below which defect-free crystal growth is anticipated. Initial experiments show encouraging results in the methodology and its ability to reduce defects. We believe that the approach can potentially reduce defects by two orders of magnitude over current stateof-the-art which will increase efficiency to 20%.
II. COMPOSITION GRADING AND NANO-ISLAND GROWTH

A. Composition Grading
Several studies have demonstrated the benefits of a graded bandgap semiconductor introduced through a composition variation. The graded bandgap induces an internal field that enhances carrier collection [6] and reduces recombination [7] . Experimental growth of graded structures have been implemented in copper indium gallium diselenide (CIGS) [10] and amorphous Si cells to enhance cell performance [11] .
Other researchers have used graded compositions to mitigate the lattice-mismatch in III-V materials [12] . In order to reduce the defect density due to lattice-mismatch between CdS and CdTe, we propose introducing Zn to create a graded Zn x Cd 1-x Te buffer layer. The lattice-mismatch is 10.1% between wurtzite CdS:CdTe and 4.6% between wurtzite CdS:ZnTe. As a result, the graded structure not only reduces the lattice-mismatch between Zn x Cd 1-x Te and CdS but also provides a graded bandgap that can enhance carrier collection. Furthermore, ZnTe can be very helpful at the back contact in the creation of an ohmic contact and also in the creation of a back surface field.
B. Island Growth
When crystal growth is limited to a finite lateral extent, mechanisms that allow 3D stress relief are activated. This is due to the free surfaces at the edges of the growing crystal and strain partitioning, in which the substrate and epilayer share the lattice mismatch. Strain partitioning effectively reduces the 4.6% lattice mismatch (in the case of ZnTe/CdS interfaces) by a factor of 2 to 2.3% [5] . Fig. 1 shows a diagram with the concept of the nanopatterned growth relaxing the stress in the CdTe layer.
Patterned, nanoscale island growth implements the defect reducing strategies of graded buffer layers and nanoheteroepitaxy. Another advantage of the patterned nanoscale island growth is that the nano-cells are electronically isolated from each other, thereby enabling the one-to-one correlation between fabrication, structure/defects, and performance of the individual nanocells as shown in Fig 
III. MOLECULAR DYNAMICS SIMULATIONS
In order to model our concept, we studied the growth of CdTe and Zn x Cd 1-x Te using molecular dynamics (MD) simulations based upon bond-order potentials (BOP). One advantage of MD simulations is that they solve the positions of atoms as a function of time using the fundamental Newton's equation of motion and therefore can reliably track the defect evolution at an atomic-scale resolution. The BOP is a novel potential based on quantum mechanics that can accurately predict defect type and density in heterostructures [9, 13] .
MD simulation using the high-fidelity BOP was applied for the first time to thin-film CdTe-based solar cells to explore formation of misfit dislocations as a function of island sizes. First, 3D strain relaxation of CdTe islands was studied. The geometry used in the simulations is shown in Fig. 3 , where the substrate and the islands are shown in yellow and blue, respectively. The growth direction is in the [010] direction. While we only used the CdTe BOP to describe interactions between atoms, any lattice mismatch strain can be modeled by fixing the dimension of the substrate at any target value and only allowing the islands to relax. Using the experimental lattice mismatch strain of 0.10 between CdTe and CdS, molecular statics (i.e., energy minimization) simulations were performed, and the results are shown in Fig. 3 for an island size of approximately 15 nm and an island height of about 6 nm. Fig. 3 clearly shows 3D strain relaxation of the CdTe islands along the growth direction. This strain relaxation helps reduce misfit dislocations. BOP-MD leads to an analytical expression of energy as a function of dislocation density, mismatch strain, and island size. The energy-minimizing dislocation density can then be solved as a function of island width and lattice mismatch, as shown in Fig. 4 . The results indicate that the dislocation density can be reduced from a ~0.04 Å -1 in planar CdTe/CdS solar cells (red point) to zero (blue point) in ZnTe/CdS if the island width is ≤ 90 nm.
IV. EXPERIMENTATION
Technology was developed to achieve selective-area growth of CdTe and ZnTe on patterned SiO2/CdS/ITO/glass substrates as shown in Fig. 5 . Indium tin oxide coated glass was commercially obtained. 100 nm of CdS was deposited on the ITO by chemical bath deposition. Then a 200 nm layer of SiO 2 was deposited on the CdS. The SiO 2 was subsequently patterned using conventional lithography via CHF 3 . The CdTe and ZnTe were selectively deposited via close-space sublimation (CSS) in a custom reactor. We started with polished float glass wafers, 100 mm in diameter, 0.7 mm thick, SiO 2 passivated and indium tin oxide coated with resistance of 4-10 ohms from Delta Technologies [14] . The substrate was cleaned in water with a small amount of detergent in ultrasonic for 15 min. Then the wafers were submersed for 15 min @ 70 °C in 900 ml of water with 150 ml of hydrogen peroxide and 150 ml of ammonium hydroxide. Afterwards, the wafers were left 20 hr. in 150 ml of water with 10 ml of ammonium hydroxide at room temperature.
For creating the layer of CdS, 2400 ml of water were heated up and maintained at 70 °C. 1.85 gr of ammonium acetate was then added, followed by 0.64 gr of cadmium acetate and 2.51 ml of ammonium hydroxide. Subsequently, a solution of thiourea (0.46 gr of thiourea in 40 ml of water) was added at a rate of 4 ml/min. Ammonium hydroxide was also added to keep a pH of 8.4. The deposition time was on the order of 60 min to obtain a thickness around 90 nm.
The silicon dioxide layer was deposited using a plasma enhanced chemical vapor deposition (PECVD) Plasma-Therm, Versaline reactor. The wafers were preheated to 160°C on a hotplate and then placed in the warmed deposition chamber to avoid shattering of the glass. The deposition conditions were: plate temperature 250°C, shower head temperature 200°C (where the gases come from), and RF power 50 W. The gas mixture introduced in the chamber was composed of 8 sccm of NH 3 , 200-300 sccm of 5% SiH 4 , 300 sccm N 2 flow, and 500 sccm of He flow. The deposition rate was 19 nm/min and the final thickness of the film was 198 nm as measured in a reference silicon sample using an ellipsometer.
Two processes were created one for micropatterning and another one for nanopatterning. The micropattern was obtained by conventional lithography and a custom made CdTe Patterned dielectric CdS ITO Glass 978-1-4673-0066-7/12/$26.00 ©2011 IEEEphotolithographical mask. First the AZ5214 positive photoresist (PR) was spun at 5000 rpm for 30 sec, and then soft baked in an oven for 100 sec at 90°C. After that, the PR was exposed to UV light through the mask in a SUSS MicroTec MA6 contact aligner for 8 sec in vacuum mode with a dose of 20mW/cm 2 . Finally, the PR was developed in MF321 until the pattern appeared, then the wafer was rinsed and N 2 dried.
The oxide etching was done in commercial plasma ashers: the wafer was etched for 20 min at 25 °C with a pressure of 10 mTorr. The etchant was CHF3 (at a flow of 45 sccm), with a forward power of 50 watts and DC bias of 346 V.
After transferring the PR pattern into the oxide through the etch, the remaining PR was removed, the sample was cleaned, covered again in PR, and diced to dies of 24.8 mm X 28 mm. Then the protective PR was removed and the samples were cleaned in acetone, methanol, and DI water followed by a N 2 dry before the CdTe deposition.
The CdTe was deposited at a custom made close space sublimation (CSS) reactor described previously [15] . The core of the reactor consist of two heated plates (source and substrate) held in vacuum separated by a small distance (a few mm). The material source is a single crystal CdTe purchased from Keystone Crystal Corporation. A source temperature of 550°C, a substrate (sample) temperature of 500°C, a sourcesubstrate distance of 1.1 mm, and a deposition time of 700 seconds were used to achieve selective growth (growth only in the windows and not on top of the SiO 2 ). Prior to heating, the reactor was purged two times with He and then kept at 5 Torr with an atmosphere of He flowing gas during the deposition. 6 shows three scanning electron microscope (SEM) images of a sample identified as F20: Fig. 6a shows the template of micro windows (2 µm features) etched in the SiO 2 before deposition; Fig. 6b shows initial nucleation of the grains of CdTe selectively deposited in the windows and not on the SiO 2 ; Fig. 6c shows the grains of CdTe protruding from the matrix of windows.
The nanopattern was obtained using substrates that were patterned using reverse tone step and flash imprint lithography-(SFIL-R) [16] on the same substrate as the one used in the micropattern. The pattern was transferred into previously deposited PECVD SiO 2 (460 nm thick). CHF 3 gas was used to etch the SiO 2 . The resulting structures are nano holes surrounded by a mesh of silicon dioxide. Inside these nanopatterned substrates, we selectively grew CdTe with a recipe similar to the one used in the micropattern. Fig. 7 shows the nanopatterned windows filled with selectively grown single-crystals of CdTe. Importantly, in the majority of cases, the nanopatterned growth indicated one crystal domain per window. This is a key result that will allow atomic-scale study of the one-to-one relationships among processing, microstructure/defects and performance. This will also enable implementation of defect reducing strategies such as nanoheteroepitaxy in combination with the graded buffer layer. Separate from development of the selective-area growth, initial experiments were conducted to achieve compositional variation. Initial growths incorporate ZnTe as a buffer layer between CdTe and CdS.
The CdTe deposition was done with the standard recipe used in our group to create a solar cell. A source temperature of 600°C, a substrate temperature of 500°C, a source-substrate distance of 1 mm, and a deposition time of 40 min was used. Prior to heating, the reactor was purged two times with He and then kept below 5 Torr with an atmosphere of He flowing gas during deposition.
The CdTe/ZnTe deposition yielded a film thickness of about 9 µm. The first ZnTe layer was deposited at a source temperature of 475°C, a substrate temperature of 350°C, a pressure of 0.13 Torr, and a deposition time of 30 min. A CdTe layer was subsequently deposited at a source temperature of 425°C, a substrate temperature of 400°C, a pressure of 0.04 Torr, and a deposition time of 30 min. Fig. 8 shows cross section transmission electron microscope (TEM) images of both samples taken at a 2,100X magnification. Fig.  8 shows a) CdTe and b) ZnTe grown on planar CdS/ITO/glass substrates. Fig. 8 indicates that even though higher temperatures usually yield bigger grains, the grain sizes of the CdTe/ZnTe/CdS films grown at the lower temperature resulted in bigger grains than the ones obtained for the CdTe/CdS films grown at a higher temperature (our best condition). This a) b) c)
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indicates that ZnTe can be used as a buffer layer to reduce grain boundaries due to the smaller lattice mismatch between ZnTe and CdS. 
V. CONCLUSIONS
We presented our preliminary simulations and experiments using graded composition and nano-island growth to reduce misfit defects in CdTe/CdS solar cell devices. Defects are the major reason for the low current, voltage, and efficiency of the CdTe photovoltaic modules because they trap and recombine carriers. A significant reduction in defects is therefore expected to significantly enhance the efficiency of CdTe based solar cells, which may enable the cost of the PV module to reach the $0.50/W target value. Our high-fidelity molecular dynamics simulations predicted that defect-free films are possible if the CdTe film is graded with Zn and is constructed as nano-islands with island sizes below 90 nm. Our experiments showed that it is feasible to achieve selective deposition and that smaller window sizes are desirable to create single crystal growths. Also, the grain sizes are larger when using a CdTe/ZnTe stack than when using only a single layer CdTe. The simulation and experimental results demonstrate for the first time that nanopatterned substrates can be used to enhance uniformity in thin film solar cells.
